Awesome Open Source

Programming Languages

Search results for verilog adder

5 search results found

Vlsiffra ⭐ 89

Create fast and efficient standard cell based adders, multipliers and multiply-adders.

Verilog Projects ⭐ 49

This repository contains source code for past labs and projects involving FPGA and Verilog based designs

Fixed Floating Point Adder Multiplier ⭐ 42

16-bit Adder Multiplier hardware on Digilent Basys 3

Basic Simd Processor Verilog Tutorial ⭐ 41

Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit.

Instrumented_adder ⭐ 6

Instrumenting adders to measure speed

Related Searches

Verilog Fpga (1,343)

Cpu Verilog (330)

Python Verilog (267)

Verilog Xilinx (265)

Verilog Vhdl (249)

Verilog Systemverilog (230)

Verilog Rtl (217)

C Plus Plus Verilog (187)

C Verilog (166)

Clock Verilog (154)

1-5 of 5 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.