Awesome Open Source

Programming Languages

Search results for verilog soft core

5 search results found

Vexriscv ⭐ 2,135

A FPGA friendly 32 bit RISC-V CPU implementation

Darkriscv ⭐ 1,795

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Neorv32 ⭐ 1,337

🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

Zipcpu ⭐ 1,139

A small, light weight, RISC CPU soft core

Ustc Rvsoc ⭐ 261

An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。

Fpga Ddr Sdram ⭐ 83

An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。

Open source ISS and logic RISC-V 32 bit project

Riscv Atom ⭐ 14

An open-source 32-bit RISC-V soft-core processor for FPGAs.

Mostly AVR compatible FPGA soft-core

Udarkrisc ⭐ 9

u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV

Related Searches

Verilog Fpga (1,343)

Cpu Verilog (330)

Python Verilog (267)

Verilog Xilinx (265)

Verilog Vhdl (249)

Verilog Systemverilog (230)

Verilog Rtl (217)

C Plus Plus Verilog (187)

C Verilog (166)

Verilog Soc (154)

1-5 of 5 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.