Fpga Ddr Sdram

An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。
Alternatives To Fpga Ddr Sdram
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Logisim Evolution4,251
15 days ago209gpl-3.0Java
Digital logic design tool and simulator
Openwifi3,363
4 months ago51agpl-3.0C
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
Vexriscv2,135
3 months ago100mitAssembly
A FPGA friendly 32 bit RISC-V CPU implementation
Nyuziprocessor1,863
3 months ago90apache-2.0C
GPGPU microprocessor architecture
Darkriscv1,795
5 months ago9bsd-3-clauseVerilog
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
E200_opensource1,688
3 years ago33apache-2.0Verilog
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
Icestudio1,621
3 months ago117gpl-2.0JavaScript
:snowflake: Visual editor for open FPGA boards
Fromthetransistor1,607
3 years ago16
From the Transistor to the Web Browser, a rough outline for a 12 week course
Spinalhdl1,45143 months ago140November 01, 2023106otherScala
Scala based HDL
Corundum1,354
4 months ago84otherVerilog
Open source FPGA-based NIC and platform for in-network compute
Alternatives To Fpga Ddr Sdram
Select To Compare


Alternative Project Comparisons
Popular Fpga Projects
Popular Verilog Projects
Popular Hardware Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Verilog
Fpga
Rtl