Awesome Open Source

Programming Languages

Search results for verilog fifo

25 search results found

Basic_verilog ⭐ 1,333

Must-have verilog systemverilog modules

Wbuart32 ⭐ 237

A simple, basic, formally verified UART controller

Async_fifo ⭐ 173

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Attempt to verilog Implementation of Playstation 1 (PSX) chips.

Sd Card Controller ⭐ 73

WISHBONE SD Card Controller IP Core

Async_fifo ⭐ 41

This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng)

hardware library for hwt (= ipcore repo)

Formal_hw_verification ⭐ 23

Trying to verify Verilog/VHDL designs with formal methods and tools

Generic FIFO implementation with optional FWFT

Ethernet 10GE MAC

Arty Glitcher ⭐ 14

FPGA-based glitcher for the Digilent Arty FPGA development board.

4 Way Set Associative Cache Verilog ⭐ 14

Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy

OpenGL-like graphics pipeline on a Xilinx FPGA

Spiflashcontroller ⭐ 10

An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.

Ft245_interface ⭐ 10

Verilog module to communicate with the FT245 interface of an FTDI FT2232H

Usb1_device ⭐ 8

USB 1.1 Device IP Core

Asynchronous Fifo ⭐ 7

Asynchronous fifo in verilog

Spacex_uart ⭐ 6

Project and presentation for SpaceX Application

DPI module for UART-based console interaction with Verilator simulations

Open Verilog ⭐ 5

Well organized Verilog codes can be integrated to any project

Core_audio ⭐ 5

Audio controller (I2S, SPDIF, DAC)

Fpga_1943 ⭐ 5

Verilog re-implementation of the famous CAPCOM arcade game

Ft232h_communication ⭐ 5

Interleaved Synthesizable Synchronization Fifos ⭐ 5

Interleaved Architectures for High-Throughput Synthesizable Synchronization FIFOs

N64_pif_replacement ⭐ 5

This is a replacement of the PIF controller in the N64 by using a MIPS16 CPU instruction set with a 8bit data pipeline

Related Searches

Verilog Fpga (1,343)

Cpu Verilog (330)

Python Verilog (267)

Verilog Xilinx (265)

Verilog Vhdl (249)

Verilog Systemverilog (230)

Verilog Rtl (217)

C Plus Plus Verilog (187)

C Verilog (166)

1-25 of 25 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.