Async_fifo
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Darkriscv | 1,719 | 14 days ago | 15 | bsd-3-clause | Verilog | |||||
| opensouce RISC-V cpu core implemented in Verilog from scratch in one night! | ||||||||||
| Silice | 1,170 | 21 days ago | 73 | other | C++ | |||||
| Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures. | ||||||||||
| Risc V Single Cycle Cpu | 380 | 6 months ago | mit | Verilog | ||||||
| A RISC-V 32bit single-cycle CPU written in Logisim | ||||||||||
| Openofdm | 251 | 8 months ago | 8 | apache-2.0 | Verilog | |||||
| Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. | ||||||||||
| Usbcorev | 146 | a year ago | 2 | other | Verilog | |||||
| A full-speed device-side USB peripheral core written in Verilog. | ||||||||||
| Autofpga | 144 | 4 months ago | 2 | gpl-3.0 | C++ | |||||
| A utility for Composing FPGA designs from Peripherals | ||||||||||
| Dblclockfft | 139 | 2 years ago | 1 | C++ | ||||||
| A configurable C++ generator of pipelined Verilog FFT cores | ||||||||||
| Async_fifo | 133 | 6 months ago | other | Verilog | ||||||
| A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog | ||||||||||
| Dspfilters | 114 | 11 days ago | 1 | Verilog | ||||||
| A collection of demonstration digital filters | ||||||||||
| Icestation 32 | 107 | 2 years ago | 2 | mit | Verilog | |||||
| Compact FPGA game console | ||||||||||
Asynchronous dual clock FIFO
Overview
This repository stores a verilog description of dual clock FIFO. A FIFO is a convenient circuit to exchange data between two clock domains. It manages the RAM addressing internally, the clock domain crossing and informs the user of the FIFO fillness with "full" and "empty" flags.
It is widely inspired by the excellent article from Clifford Cummings, Simulation and Synthesis Techniques for Asynchronous FIFO Design.
The simulation testcases available use Icarus Verilog and SVUT tool to run the tests.
The FIFO is fully functional and used in many successful project
Usage
RTL sources are present in RTL folder under three flavors:
-
rtl/async_fifo.v: a basic asynchronous dual-clock FIFO -
rtl/async_bidir_fifo.v: two instance of the first one into a single top level for full-duplex channel -
rtl/async_bidir_ramif_fifo.v: same than previous but with external RAM
The three FIFOs have a list file to get the associated fileset.
The testbench in sim/ provides an example about the instance and the configuration.
All three top levels have the same parameters:
-
DSIZE: the size in bits of the datapath -
ASIZE: the size in bits of the internal RAM address bus. This implies the FIFO can be configured only with power of 2 depth -
FALLTHROUGH: allow to reduce the inner latency and propagate faster the data through the FIFO
License
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. imitations under the License.