Awesome Open Source

Programming Languages

Search results for verilog bluespec

9 search results found

Bsv_tutorial_cn ⭐ 381

一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开

RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance

Connectal ⭐ 153

Connectal is a framework for software-driven hardware development.

Clarinet ⭐ 14

A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.

RISC-V BSV Specification

Designcnnaccelerators ⭐ 9

Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017

Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)

Yosys Bluespec ⭐ 8

Yosys plugin for synthesis of Bluespec code

Bsc Testsuite ⭐ 6

Test suite for Bluespec Compiler (BSC)

Related Searches

Verilog Fpga (1,343)

Cpu Verilog (330)

Python Verilog (267)

Verilog Xilinx (265)

Verilog Vhdl (249)

Verilog Systemverilog (230)

Verilog Rtl (217)

C Plus Plus Verilog (187)

C Verilog (166)

Verilog Soc (154)

1-9 of 9 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.