Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for synthesis vhdl
synthesis
x
vhdl
x
31 search results found
Awesome Hdl
⭐
830
Hardware Description Languages
Edalize
⭐
573
An abstraction library for interfacing EDA tools
Pipelinec
⭐
519
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
Poc
⭐
324
IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany
Ghdl Yosys Plugin
⭐
270
VHDL synthesis (based on ghdl)
Yodl
⭐
96
A VHDL frontend for Yosys
Freezing Spice
⭐
88
A pipelined RISCV implementation in VHDL
Reonv
⭐
61
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
Json For Vhdl
⭐
61
A JSON library implemented in VHDL.
Psl_with_ghdl
⭐
54
Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
Vivado Kmeans
⭐
42
Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
Xpm_vhdl
⭐
38
A translation of the Xilinx XPM library to VHDL for simulation purposes
Docker
⭐
34
Scripts to build and use docker images including GHDL
Xeda
⭐
30
Cross EDA Abstraction and Automation
Aes128 Hdl
⭐
24
A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.
Aes Vhdl
⭐
23
VHDL Implementation of AES Algorithm
Edif2qmasm
⭐
21
Run hardware descriptions on a quantum annealer
Design And Asic Implementation Of 32 Point Fft Processor
⭐
20
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of a
Hwthls
⭐
20
LLVM based HLS library for HWToolkit (hardware devel. toolkit)
Fgpu
⭐
20
FGPU is a soft GPU architecture general purpose computing
Poc Examples
⭐
19
This repository contains synthesizable examples which use the PoC-Library.
Picoblaze Library
⭐
18
The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA).
Vhdl_courses
⭐
14
courses to learn VHDL
Opennas
⭐
12
OpenN@S: Open-source software to NAS automatic VHDL code generation
Light52
⭐
11
Yet another free 8051 FPGA core
Kvcordic
⭐
8
Multi-function, universal, fixed-point CORDIC
Masocist
⭐
6
A linux'ish build system for System on Chip designs, based on GHDL
Fpga Brainfuck
⭐
6
Brainfuck CPU for FPGA
Hi Dmm
⭐
6
Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)
Yaaes
⭐
5
Yet Another AES implementation in hardware.
Color_maker S3esk
⭐
5
A simple VGA output tester for the Xilinx Spartan-3E starter kit board.
Related Searches
Fpga Vhdl (845)
Python Synthesis (769)
Vhdl Xilinx (314)
C Plus Plus Synthesis (305)
Verilog Vhdl (258)
C Synthesis (163)
Python Vhdl (147)
Cpu Vhdl (135)
Verilog Synthesis (135)
Clock Vhdl (91)
1-31 of 31 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.