Awesome Open Source

Programming Languages

Search results for verilog usb cdc

5 search results found

Fpga Usb Device ⭐ 241

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个

Usb_cdc ⭐ 131

Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

Core_usb_bridge ⭐ 11

USB -> AXI Debug Bridge

Core_usb_cdc ⭐ 10

Basic USB-CDC device core (Verilog)

Core_usb_uart ⭐ 7

USB serial device (CDC-ACM)

Related Searches

Verilog Fpga (1,343)

Cpu Verilog (330)

Python Verilog (267)

Verilog Xilinx (265)

Verilog Vhdl (249)

Verilog Systemverilog (230)

Verilog Rtl (217)

C Plus Plus Verilog (187)

C Verilog (166)

Verilog Soc (154)

1-5 of 5 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.