Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for verilog handshake
handshake
x
verilog
x
2 search results found
Async Karin
⭐
17
Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board.
Usb Uart
⭐
6
Verilog module for USB UART interface with RTS/CTS hardware handshake protocol
Related Searches
Verilog Fpga (1,343)
Cpu Verilog (330)
Python Verilog (267)
Verilog Xilinx (265)
Verilog Vhdl (249)
Verilog Systemverilog (230)
Verilog Rtl (217)
C Plus Plus Verilog (187)
C Verilog (166)
Verilog Soc (154)
1-2 of 2 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.
