Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for xilinx systemverilog
systemverilog
x
xilinx
x
26 search results found
Hdmi
⭐
892
Send video/audio over HDMI on an FPGA
Rsd
⭐
824
RSD: RISC-V Out-of-Order Superscalar Processor
Edalize
⭐
573
An abstraction library for interfacing EDA tools
Nontrivial Mips
⭐
362
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
Nitefury And Litefury
⭐
212
Public repository for Litefury & Nitefury
Fpga Sdcard Reader
⭐
142
An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。
Hdl_checker
⭐
136
Repurposing existing HDL tools to help writing better code
Logic
⭐
121
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Shuhai
⭐
71
Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA
Vim Hdl
⭐
53
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
Fpga Sdcard Reader Spi
⭐
52
An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线),可以从FAT16或FAT32格式的SD卡中读取文件。
Verilog Projects
⭐
49
This repository contains source code for past labs and projects involving FPGA and Verilog based designs
Bigpulp
⭐
48
⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
Zynq Sandbox
⭐
41
a playground for xilinx zynq fpga experiments
Davos
⭐
37
Distributed Accelerator OS
Brianhg Ddr3 Controller
⭐
34
DDR3 Controller v1.60, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
My Verilog Examples
⭐
22
A place to keep my synthesizable verilog examples.
Verilog Fpga
⭐
19
Many peripherals in Verilog ready to use
Virtio
⭐
18
Virtio implementation in SystemVerilog
Sha256hasher
⭐
15
SHA-256 IP core for ZedBoard (Zynq SoC)
Awesome Fpga List
⭐
12
A collection of some awesome public FPGA projects.
C16_mister
⭐
12
Commodore C16 and Plus/4 for MiSTer
10g Low Latency Ethernet
⭐
12
10G Low Latency Ethernet
Digital Hardware Modelling
⭐
11
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
Rv32cpu
⭐
10
A RISC-V processor
Ultra96 Fractal
⭐
9
Hardware accelerated Julia set explorer running on Ultra96
Axicores
⭐
8
AXI4-Compatible Verilog Cores, along with some helper modules.
Related Searches
Fpga Xilinx (551)
Vhdl Xilinx (314)
Verilog Xilinx (267)
Verilog Systemverilog (211)
Fpga Systemverilog (208)
C Xilinx (203)
C Plus Plus Xilinx (118)
Python Xilinx (98)
Xilinx Vivado (64)
Risc V Systemverilog (52)
1-26 of 26 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.