Awesome Open Source

Programming Languages

Search results for verilog cad

10 search results found

Vtr Verilog To Routing ⭐ 925

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Opentimer ⭐ 368

A High-performance Timing Analysis Tool for VLSI Systems

Spydrnet ⭐ 66

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Rdf 2019 ⭐ 14

Study Materials ⭐ 12

Nem Relay Cad ⭐ 12

Parametric NEM relay design with layout generation (KLayout: GDSII, DXF), FEM (Ansys/COMSOL), SPICE models, Liberty models, and more

Switched Multiported Ram ⭐ 6

Switched SRAM-based Multi-ported RAM

Bsg_pipeclean_suite ⭐ 6

Libcircuit ⭐ 6

libCircuit is a C++ Library for EDA software development

6GHz frequency-modulated continuous-wave radar with real-time range detection

Related Searches

Verilog Fpga (1,343)

Cpu Verilog (330)

Python Cad (267)

Python Verilog (267)

Verilog Xilinx (265)

Verilog Vhdl (249)

Verilog Systemverilog (230)

C Plus Plus Cad (222)

Verilog Rtl (217)

C Plus Plus Verilog (187)

1-10 of 10 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.