Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for vhdl asic
asic
x
vhdl
x
20 search results found
Clash Compiler
⭐
1,336
Haskell to VHDL/Verilog/SystemVerilog compiler
Fusesoc
⭐
1,065
Package manager and build abstraction tool for FPGA/ASIC development
Vunit
⭐
692
VUnit is a unit testing framework for VHDL/SystemVerilog
Poc
⭐
324
IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany
Rggen
⭐
261
Code generation tool for configuration and status registers
Surf
⭐
259
A huge VHDL library for FPGA development
Ztachip
⭐
172
Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
Neotrng
⭐
113
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
Siafpgaminer
⭐
44
VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
Hdlab Fpga Development Board
⭐
43
Open source FPGA development platform
Awesome Hwd Tools
⭐
41
A curated list of awesome open source hardware design tools
Design And Asic Implementation Of 32 Point Fft Processor
⭐
20
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of a
Aes Gcm 128 192 256 Bits
⭐
14
Configurable AES-GCM IP (128, 192, 256 bits)
Ipecc
⭐
13
A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration
Hdl Modules
⭐
10
A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
Go Hdl
⭐
9
Thdl is a tool for easing the work with hardware description languages.
Aes Over Pcie
⭐
9
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
Mastering Fpgasic Book
⭐
8
📖 Mastering FPGASIC Book
Verificationip
⭐
7
Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.
Tinyuart
⭐
5
Lightweight UART core in VHDL
Related Searches
Fpga Vhdl (845)
Vhdl Xilinx (314)
Verilog Vhdl (258)
Python Vhdl (147)
Cpu Vhdl (135)
Fpga Asic (108)
Clock Vhdl (91)
C Vhdl (82)
Verilog Asic (77)
Vhdl Synthesis (71)
1-20 of 20 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.