Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

Neotrng

🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
Stars
113
License
bsd-3-clause
Open Issues
0
Most Recent Commit
5 months ago
Programming Language
VHDL
Categories
Repo
Alternatives To Neotrng
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Cva62,042
21 days ago157otherAssembly
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Clash Compiler1,336
443 months ago87November 11, 2023280otherHaskell
Haskell to VHDL/Verilog/SystemVerilog compiler
Serv1,158
4 months ago17iscVerilog
SERV - The SErial RISC-V CPU
Fusesoc1,065pypi fusesoc} Downloads553 months ago26November 17, 2023119bsd-2-clausePython
Package manager and build abstraction tool for FPGA/ASIC development
Axi834
4 months ago49otherSystemVerilog
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Riscv Cores List778
3 years agon,ull
RISC-V Cores, SoC platforms and SoCs
Vunit678pypi vunit-hdl} Downloads1517 days ago87April 23, 2023216otherVHDL
VUnit is a unit testing framework for VHDL/SystemVerilog
Embedded Neural Network547
3 months agon,ull
collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
Riscv364
3 years ago4bsd-3-clauseVerilog
RISC-V CPU Core (RV32IM)
Poc324
4 years ago31otherVHDL
IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany
Alternatives To Neotrng
Select To Compare
Clash Compiler ⭐ 1,336
Haskell to VHDL/Verilog/SystemVerilog compiler
total releases 87most recent commit 3 months ago
Serv ⭐ 1,158
SERV - The SErial RISC-V CPU
most recent commit 4 months ago
Fusesoc ⭐ 1,065
Package manager and build abstraction tool for FPGA/ASIC development
dependent packages 5total releases 26most recent commit 3 months agopypi fusesoc} Downloads
Vunit ⭐ 678
VUnit is a unit testing framework for VHDL/SystemVerilog
dependent packages 5total releases 87most recent commit 17 days agopypi vunit-hdl} Downloads
Riscv ⭐ 364
RISC-V CPU Core (RV32IM)
most recent commit 3 years ago


Suggest An Alternative To neoTRNG
Alternative Project Comparisons
Neotrng vs Cva6
Neotrng vs Clash Compiler
Neotrng vs Serv
Neotrng vs Fusesoc
Neotrng vs Axi
Neotrng vs Riscv Cores List
Neotrng vs Vunit
Neotrng vs Embedded Neural Network
Neotrng vs Riscv
Neotrng vs Poc
Popular Asic Projects
Grin ⭐ 5,026
Minimal implementation of the Mimblewimble protocol.
dependent packages 13total releases 28latest release March 17, 2022most recent commit 3 months agocargo grin_util} Downloads
Skywater Pdk ⭐ 2,627
Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
total releases 1latest release July 24, 2022most recent commit 7 months ago
Dss ⭐ 719
Digital Signature Service : creation, extension and validation of advanced electronic signatures
dependent packages 5total releases 6latest release November 03, 2023most recent commit 3 months ago
Btcgpu ⭐ 628
Current work on BTCGPU
most recent commit a year ago
Popular Fpga Projects
Popular Hardware Categories
Arduino
Raspberry Pi
Camera
Sensor
Gpu
Firmware
Usb
Keyboard
Cpu
Arm
Related Searches
Fpga Vhdl
Random Fpga
Random Vhdl
Random Trng
Vhdl Neorv32
Random Number Generators Trng
Fpga Random Number Generators
Fpga Neorv32
Vhdl Random Number Generators
Random Number Generators Entropy Source

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Cryptography
Random
Fpga
Vhdl
Asic
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.