The Top 4,328 Vhdl Open Source Projects on Github

Awesome Open Source

Awesome Open Source

Combined Topics

Advertising 📦 9

Application Programming Interfaces 📦 120

Applications 📦 181

Artificial Intelligence 📦 72

Blockchain 📦 70

Build Tools 📦 111

Cloud Computing 📦 79

Code Quality 📦 28

Collaboration 📦 30

Command Line Interface 📦 48

Community 📦 81

Companies 📦 60

Compilers 📦 60

Computer Science 📦 74

Configuration Management 📦 39

Content Management 📦 167

Control Flow 📦 197

Data Formats 📦 77

Data Processing 📦 266

Data Storage 📦 132

Economics 📦 60

Frameworks 📦 198

Graphics 📦 103

Hardware 📦 148

Integrated Development Environments 📦 47

Learning Resources 📦 147

Libraries 📦 119

Lists Of Projects 📦 21

Machine Learning 📦 336

Mapping 📦 61

Marketing 📦 15

Mathematics 📦 55

Messaging 📦 97

Networking 📦 304

Operating Systems 📦 84

Operations 📦 120

Package Managers 📦 52

Programming Languages 📦 229

Runtime Environments 📦 96

Science 📦 42

Security 📦 375

Social Media 📦 26

Software Architecture 📦 70

Software Development 📦 68

Software Performance 📦 57

Software Quality 📦 127

Text Editors 📦 45

Text Processing 📦 131

User Interface 📦 310

User Interface Components 📦 465

Version Control 📦 29

Virtualization 📦 68

Web Browsers 📦 38

Web Servers 📦 25

Web User Interface 📦 194

The Top 4,328 Vhdl Open Source Projects on Github

Categories > Hardware > Vhdl

Logisim Evolution ⭐ 1,595

Digital logic design tool and simulator

VHDL 2008/93/87 simulator

Vexriscv ⭐ 1,279

A FPGA friendly 32 bit RISC-V CPU implementation

Aws Fpga ⭐ 1,147

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

Clash Compiler ⭐ 1,036

Haskell to VHDL/Verilog/SystemVerilog compiler

Open Source Fpga Bitcoin Miner ⭐ 902

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Spinalhdl ⭐ 835

Scala based HDL

Fpga_webserver ⭐ 740

A work-in-progress for what is to be a software-free web server for static content.

Fusesoc ⭐ 728

Package manager and build abstraction tool for FPGA/ASIC development

Chipwhisperer ⭐ 635

ChipWhisperer - the complete open-source toolchain for side-channel power analysis and glitching attacks

Neorv32 ⭐ 544

🖥 A size-optimized, customizable full-scale 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VUnit is a unit testing framework for VHDL/SystemVerilog

GPL v3 2D/3D graphics engine in verilog

Awesome Hdl ⭐ 455

Hardware Description Languages

Microwatt ⭐ 448

A tiny Open POWER ISA softcore written in VHDL 2008

Awesome Model Quantization ⭐ 397

A list of papers, docs, codes about model quantization. This repo is aimed to provide the info for model quantization research, we are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.

Riscv_vhdl ⭐ 377

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

Parallella Hw ⭐ 377

Parallella board design files

Parallella Examples ⭐ 375

Community created parallella projects

VHDL compiler and simulator

Gcvideo ⭐ 359

GameCube Digital AV converter

HAL – The Hardware Analyzer

Edalize ⭐ 339

An abstraction library for interfacing EDA tools

IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Dsi Shield ⭐ 268

Arduino MIPI DSI Shield

Opl3_fpga ⭐ 225

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer

Bladerf Wiphy ⭐ 220

bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/

Ghdl Yosys Plugin ⭐ 204

VHDL synthesis (based on ghdl)

Pipelinec ⭐ 180

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

A simple RISC-V processor for use in FPGA designs.

Forth Cpu ⭐ 176

A Forth CPU and System on a Chip, based on the J1, written in VHDL

Fpga_displayport ⭐ 168

An implementation of DisplayPort protocol for FPGAs

Vscode Teroshdl ⭐ 158

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Fletcher ⭐ 156

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...

Open source software for chip reverse engineering.

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

Space Invaders Vhdl ⭐ 138

Space Invaders game implemented with VHDL

C64 Video Enhancement ⭐ 137

Component video modification for the C64 8-bit computer

Hardh264 ⭐ 129

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

Rust_hdl ⭐ 127

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Hdl4fpga ⭐ 122

VHDL library 4 FPGAs

Second version of homemade 30 MHz - 6 GHz VNA

Hdl_checker ⭐ 119

Repurposing existing HDL tools to help writing better code

Openxenium ⭐ 119

OpenXenium - Open Source Xenium Modchip CPLD replacement project for the Original Xbox

Nexys4ddr ⭐ 113

Various projects for the Nexys4DDR board from Digilent

Tinytpu ⭐ 111

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Fomu Workshop ⭐ 110

Support files for participating in a Fomu workshop

Vhdl_lib ⭐ 108

Library of VHDL components that are useful in larger designs.

Snes_mister ⭐ 106

SNES for MiSTer

Neppielight ⭐ 104

FPGA-based HDMI ambient lighting

Awesome Open Hardware Verification ⭐ 102

A List of Free and Open Source Hardware Verification Tools and Frameworks

Hdmi2usb Jahanzeb Firmware ⭐ 99

Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project

Artix 7 Hdmi Processing ⭐ 98

Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA

A VHDL frontend for Yosys

Playstation_mister ⭐ 94

PlayStation for MiSTer FPGA

Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project

Two RX-channel 6 GHz FMCW radar design files

Freezing Spice ⭐ 88

A pipelined RISCV implementation in VHDL

Axiom Firmware ⭐ 87

AXIOM firmware (linux image, gateware and software tools)

Vhdl Style Guide ⭐ 86

Style guide enforcement for VHDL

A huge VHDL library for FPGA development

Xilinx Deep Learning IP

TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.

Zynq7010 7020_ad9363 ⭐ 82

基于ZYNQ+AD9363的开源SDR硬件

Zpuino Hdl ⭐ 80

ZPUino HDL implementation

Gba_mister ⭐ 79

Atombusmon ⭐ 78

This project is an open-source In-Circuit Emulator for the 6502, 65C02, Z80, 6809 and 6809E 8-bit processors. See:

Cosmos Plus Openssd ⭐ 78

Cosmos OpenSSD + Hardware and Software source distribution

PDP-11/70 CPU core and SoC

Bladerf Adsb ⭐ 78

bladeRF ADS-B hardware decoder

A repository of IPs for hardware computer vision (FPGA)

GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.

A Bitcoin miner for the Zynq chip utilizing the Zedboard.

Vhdl Extras ⭐ 76

Flexible VHDL library

Digital Design Lab ⭐ 74

Symbolator ⭐ 73

HDL symbol generator

Basic RISC-V CPU implementation in VHDL.

Ethernet_mac ⭐ 68

Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL

Yet Another Forth Core...

Gauntlet_fpga ⭐ 68

FPGA implementation of Atari's Gauntlet arcade game

Code generation tool for configuration and status registers

A GBA to DVI converter.

Sdram Fpga ⭐ 65

A FPGA core for a simple SDRAM controller.

Spi Master ⭐ 61

SPI Master for FPGA - VHDL and Verilog

Simon_speck_ciphers ⭐ 61

Implementations of the Simon and Speck Block Ciphers

Arduino Soft Core ⭐ 58

Logi Projects ⭐ 58

Spi Fpga ⭐ 58

SPI master and SPI slave for FPGA written in VHDL

YM2151 clone in verilog. FPGA proven.

Turbografx16_mister ⭐ 56

TurboGrafx-16 CD / PC Engine CD for MiSTer

Sublime Vhdl ⭐ 56

VHDL Package for Sublime Text

All the files for ZX-Uno project repository

1-100 of 4,328 projects

Related Projects

Vhdl Fpga Projects (337)

Verilog Vhdl Projects (138)

Vhdl Xilinx Projects (82)

Python Vhdl Projects (72)

Verilog Vhdl Fpga Projects (69)

C Vhdl Projects (53)

Vhdl Hardware Projects (52)

Vhdl Fpga Xilinx Projects (51)

Vhdl Vivado Projects (45)

Vhdl Cpu Projects (41)

Vhdl Hdl Projects (39)

Vhdl Systemverilog Projects (33)

Vhdl Risc V Projects (30)

Python Verilog Vhdl Projects (28)

Vhdl Fpga Hardware Projects (28)

Vhdl Simulation Projects (28)

Python Vhdl Fpga Projects (27)

Verilog Vhdl Systemverilog Projects (26)

Vhdl Processor Projects (25)

Verilog Vhdl Hdl Projects (25)

C Plus Plus Vhdl Projects (25)

Vhdl Ghdl Projects (23)

Vhdl Altera Projects (23)

Vhdl Synthesis Projects (20)

C Vhdl Fpga Projects (20)

Verilog Vhdl Xilinx Projects (20)

Vhdl Rtl Projects (19)

Vhdl Mips Projects (18)

Vhdl Verification Projects (17)

Vhdl Fpga Altera Projects (17)

Verilog Vhdl Vivado Projects (16)

Vhdl Testbench Projects (15)

Vhdl Fpga Hdl Projects (15)

Java Vhdl Projects (14)

Vhdl Fpga Risc V Projects (14)

Assembly Vhdl Projects (13)

Vhdl Fpga Cpu Projects (13)

Vhdl Fpga Systemverilog Projects (13)

Javascript Vhdl Projects (13)

Vhdl Fpga Rtl Projects (12)

Vhdl Soc Projects (12)

Vhdl Simulation Synthesis Projects (12)

Vhdl Fpga Synthesis Projects (12)

Vhdl Eda Projects (11)

Python C Vhdl Projects (11)

Vhdl Fpga Programming Projects (11)

Game Vhdl Projects (11)

Python Vhdl Hdl Projects (11)

Verilog Vhdl Hardware Projects (11)

Linux Vhdl Projects (11)

Verilog Vhdl Fpga Systemverilog Projects (10)

Python Verilog Vhdl Fpga Projects (10)

Vhdl Xilinx Altera Projects (10)

Python Vhdl Hardware Projects (10)

Vhdl Pipeline Projects (10)

Vhdl Fpga Soc Projects (10)

Vhdl Fpga Ghdl Projects (10)

Vhdl Hardware Description Language Projects (9)

C Plus Plus Verilog Vhdl Projects (9)

Vhdl Fpga Processor Projects (9)

Python Verilog Vhdl Hdl Projects (9)

Verilog Vhdl Rtl Projects (8)

Verilog Vhdl Eda Projects (8)

Vhdl Fpga Eda Projects (8)

Vhdl Fpga Lattice Projects (8)

Vhdl Lattice Projects (8)

Vhdl Soft Core Projects (8)

Open Source Vhdl Projects (8)

Vhdl System On Chip Projects (8)

Verilog Vhdl Fpga Hdl Projects (8)

Vhdl Retrocomputing Projects (8)

Vhdl Simulator Projects (7)

Verilog Vhdl Fpga Rtl Projects (7)

Verilog Vhdl Fpga Eda Projects (7)

Vhdl Cpu Risc V Projects (7)

Vhdl Cpu Processor Projects (7)

Vhdl Simulation Verification Projects (7)

Vhdl Simulation Testbench Projects (7)

Vhdl Formal Verification Projects (7)

Vhdl Yosys Projects (7)

Vhdl Controller Projects (7)

Vhdl Spi Projects (7)

Vhdl Hardware Ghdl Projects (6)

Vhdl Fpga Asic Projects (6)

Vhdl Asic Projects (6)

Vhdl Fpga Xilinx Lattice Projects (6)

Vhdl Fpga Xilinx Altera Projects (6)

Vhdl Xilinx Lattice Projects (6)

Vhdl Cpu Soft Core Projects (6)

Vhdl Verification Osvvm Projects (6)

Vhdl Osvvm Projects (6)

Vhdl Fpga System On Chip Projects (6)

Python Vhdl Verification Projects (5)

Scala Vhdl Projects (5)

Python Verilog Vhdl Fpga Eda Projects (5)

Python Verilog Vhdl Eda Projects (5)

Python Vhdl Fpga Eda Projects (5)

Python Vhdl Eda Projects (5)

Vhdl Fpga Verification Projects (5)

Advertising 📦 9

Application Programming Interfaces 📦 120

Applications 📦 181

Artificial Intelligence 📦 72

Blockchain 📦 70

Build Tools 📦 111

Cloud Computing 📦 79

Code Quality 📦 28

Collaboration 📦 30

Command Line Interface 📦 48

Community 📦 81

Companies 📦 60

Compilers 📦 60

Computer Science 📦 74

Configuration Management 📦 39

Content Management 📦 167

Control Flow 📦 197

Data Formats 📦 77

Data Processing 📦 266

Data Storage 📦 132

Economics 📦 60

Frameworks 📦 198

Graphics 📦 103

Hardware 📦 148

Integrated Development Environments 📦 47

Learning Resources 📦 147

Libraries 📦 119

Lists Of Projects 📦 21

Machine Learning 📦 336

Mapping 📦 61

Marketing 📦 15

Mathematics 📦 55

Messaging 📦 97

Networking 📦 304

Operating Systems 📦 84

Operations 📦 120

Package Managers 📦 52

Programming Languages 📦 229

Runtime Environments 📦 96

Science 📦 42

Security 📦 375

Social Media 📦 26

Software Architecture 📦 70

Software Development 📦 68

Software Performance 📦 57

Software Quality 📦 127

Text Editors 📦 45

Text Processing 📦 131

User Interface 📦 310

User Interface Components 📦 465

Version Control 📦 29

Virtualization 📦 68

Web Browsers 📦 38

Web Servers 📦 25

Web User Interface 📦 194

"GitHub" is a registered trademark of GitHub, Inc. Awesome Open Source is not affiliated with GitHub.

All non readme contents or Github based topics or project metadata copyright Awesome Open Source 2018-2021