Awesome Open Source

Programming Languages

Search results for fpga risc v

74 search results found

Vexriscv ⭐ 2,135

A FPGA friendly 32 bit RISC-V CPU implementation

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Darkriscv ⭐ 1,795

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

E200_opensource ⭐ 1,688

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Neorv32 ⭐ 1,337

🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

SERV - The SErial RISC-V CPU

Tinyriscv ⭐ 865

A very simple and easy to understand RISC-V core.

Riscv Cores List ⭐ 791

RISC-V Cores, SoC platforms and SoCs

Firesim ⭐ 778

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Cores Veer Eh1 ⭐ 770

E203_hbirdv2 ⭐ 741

The Ultra-Low Power RISC-V Core

Vivado Risc V ⭐ 682

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Riscv_vhdl ⭐ 552

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

Kianriscv ⭐ 396

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, linux soc included, .

A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz

RISC-V CPU Core (RV32IM)

Biriscv ⭐ 300

32-bit Superscalar RISC-V CPU

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

Fpga Zynq ⭐ 268

Support for Rocket Chip on Zynq FPGAs

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

Ustc Rvsoc ⭐ 261

An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。

Cores Veer El2 ⭐ 222

Riscboy ⭐ 204

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

Fomu Workshop ⭐ 148

Support files for participating in a Fomu workshop

Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel

Tekno Kizil ⭐ 129

KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi

Ice40_ultraplus_examples ⭐ 115

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Icestation 32 ⭐ 107

Compact FPGA game console

Tang_e203_mini ⭐ 103

LicheeTang 蜂鸟E203 Core

Awesome Riscv ⭐ 96

😎 A curated list of awesome RISC-V implementations

A RISC-V Core (RV32I) written in Chisel HDL

Cheshire ⭐ 80

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

Fpga Rocket Chip ⭐ 79

Wrapper for Rocket-Chip on FPGAs

Quasisoc ⭐ 77

No-MMU Linux capable RISC-V SoC designed to be useful.

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.

Yet Another RISC-V Implementation

Multizone Sdk ⭐ 74

MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn't define TrustZone-like primitives to provide hardware separation. To shield critical functionality from untrusted third-party components, MultiZone provides hardware-enforced, software-defined separation of multi

Basic RISC-V CPU implementation in VHDL.

Superscalar Riscv Cpu ⭐ 69

SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.

Scr1 Sdk ⭐ 65

open-source SDKs for the SCR1 core

Nucleusrv ⭐ 56

NucleusRV - A 32-bit 5 staged pipelined risc-v core.

Parallella Riscv ⭐ 55

RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards

Riscy Soc ⭐ 54

Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog

The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.

FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

Engine V ⭐ 49

SoftCPU/SoC engine-V

Small Processing Unit 32: A compact RV32I CPU written in Verilog

Airisc_core_complex ⭐ 48

Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional periperals for embedded AI applications and smart sensors.

Getting Started ⭐ 46

List of ideas for getting started with TimVideos projects

Aps Reborn ⭐ 45

Методические материалы по разработке процессора архитектуры RISC-V

Riscv Fw Infrastructure ⭐ 44

Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...

Neorv32 Setups ⭐ 44

📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

Rc Fpga Zcu ⭐ 43

Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)

Super Miyamoto Sprint ⭐ 41

Homebrew game for homebrew FPGA game console

Eveide_light ⭐ 41

A lightweight IDE that supports verilog simulation and RISC-V code compilation

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations

Swerv_eh1_fpga ⭐ 38

FPGA reference design for the the Swerv EH1 Core

Fpga101 Workshop ⭐ 38

FPGA 101 - Workshop materials

Axi Crossbar ⭐ 38

An AXI4 crossbar implementation in SystemVerilog

IEEE 754 floating point library in system-verilog and vhdl

A small SoC with a pipeline 32-bit RISC-V CPU.

Silice Playground ⭐ 34

Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice

phoeniX RISC-V Processor

Nuclei Linux Sdk ⭐ 32

Nuclei RISC-V Linux Software Development Kit

Riscv_cpu ⭐ 30

A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL

Hyperbus ⭐ 29

A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs

The SpinalHDL design of the Proteus core, an extensible RISC-V core.

Kyogenrv ⭐ 25

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

Riscv Soc Cores ⭐ 23

Fedora Riscv Bootstrap ⭐ 22

Bootstrapping Fedora on RISC-V

Simtight ⭐ 21

CHERI-enabled GPGPU

Open source ISS and logic RISC-V 32 bit project

Ulx3s Toolchain ⭐ 20

ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts

IEEE 754 floating point library in system-verilog and vhdl

Picorv32_tang ⭐ 18

A 32-bit RISC-V SoC on FPGA that supports RT-Thread.

Riscvoncolorlight 5a 75b ⭐ 16

RISC-V soft core running on Colorlight 5B-74B.

9444 RISC-V 64IMA CPU and related tools and peripherals.

Cores Swerv_fpga ⭐ 15

Riscv Atom ⭐ 14

An open-source 32-bit RISC-V soft-core processor for FPGAs.

Simple Riscv ⭐ 13

A simple three-stage RISC-V CPU

Awesome Fpga List ⭐ 12

A collection of some awesome public FPGA projects.

This is my first trial project for designing RISC-V in Chisel

16 bit RISC-V proof of concept

RISCV CPU implementation in SystemVerilog

Yadan Docs ⭐ 11

RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。

Tapasco Riscv ⭐ 11

RISC-V soft-core PEs for TaPaSCo

Toast Rv32i ⭐ 11

A Pipelined RISC-V RV32I Core in Verilog

A small RISC-V core (SystemVerilog)

M-extension for RISC-V cores.

in-line FPGA-CPU协同分组处理

Documentation ⭐ 9

Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA

riscv-core-as-simple-as-passible

Fpga_mafia ⭐ 8

Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.

32-bit soft RISCV processor for FPGA applications

Pito_riscv ⭐ 8

A Barrel design of RV32I

Up5k_riscv ⭐ 7

There are many RISC V projects on iCE40. This one is mine.

Related Searches

Verilog Fpga (1,343)

Fpga Vhdl (880)

Fpga Xilinx (551)

C Plus Plus Fpga (356)

Python Fpga (342)

Fpga Systemverilog (238)

1-74 of 74 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.