Opl3_fpga

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer
Alternatives To Opl3_fpga
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Darkriscv1,795
4 months ago9bsd-3-clauseVerilog
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Silice1,199
2 months ago73otherC++
Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures.
Hdmi892
7 months ago8otherSystemVerilog
Send video/audio over HDMI on an FPGA
Pipelinec519
2 months ago82gpl-3.0Python
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
Limesdr Usb272
3 years ago4ANTLR
USB 3.0 version of the LimeSDR board
Openofdm251
a year ago8apache-2.0Verilog
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Opl3_fpga225
4 years ago6lgpl-3.0VHDL
Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer
Dblclockfft195
2 months ago3C++
A configurable C++ generator of pipelined Verilog FFT cores
Autofpga153
2 months ago2gpl-3.0C++
A utility for Composing FPGA designs from Peripherals
Usbcorev146
a year ago2otherVerilog
A full-speed device-side USB peripheral core written in Verilog.
Alternatives To Opl3_fpga
Select To Compare


Alternative Project Comparisons
Popular Clock Projects
Popular Fpga Projects
Popular User Interface Components Categories

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Clock
Fpga
Vhdl