Fpga Camera
FPGA digital camera controller and frame capture device in VHDL
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Axiom Firmware | 160 | 4 months ago | 62 | gpl-3.0 | VHDL | |||||
| AXIOM firmware (linux image, gateware and software tools) | ||||||||||
| Openmixr | 24 | 7 years ago | mit | VHDL | ||||||
| 4k Mixed Reality headset | ||||||||||
| Camera Tracking | 18 | 10 years ago | VHDL | |||||||
| Our project is the system that enables a moving camera to track a moving object in real time. We plan on doing this by having a camera mounted to a swivel using two servo motors to allow for the camera’s direction to be controlled. The camera data will be read into the FPGA board and some basic object recognition algorithm will be used to identify an some object and determine if the camera needs to be moved to keep the object in the field of vision. In addition to the auto tracking mode, we plan on having an IR remote to allow for manual panning, mode selection, and power on and off. If there is additional time we would like to also interface the FPGA to a Raspberry Pi board running a linux web server to allow for email alerts (when object moves) and web based control. | ||||||||||
| Fpga Ov2640 | 17 | 3 years ago | 2 | mit | VHDL | |||||
| This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA. | ||||||||||
| Zybo_petalinux_video_hls | 16 | 8 years ago | VHDL | |||||||
| Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output. | ||||||||||
| Fpga Camera | 10 | 11 years ago | gpl-3.0 | VHDL | ||||||
| FPGA digital camera controller and frame capture device in VHDL | ||||||||||
| Fpga Depthmap Basys3 | 8 | a year ago | 1 | mit | VHDL | |||||
| Real Time depth map generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions. | ||||||||||
| Vhdl Project | 6 | 9 years ago | VHDL | |||||||
| Implementation in VHDL of the Sobel edge detection operator | ||||||||||
Alternatives To Fpga CameraSelect To Compare
Alternative Project Comparisons
Popular Vhdl Projects
Popular Camera Projects
Popular Hardware Categories
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Camera
Clock
Fpga
I2c
Vhdl