Fpga Depthmap Basys3
Real Time depth map generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Platformio Atom Ide | 474 | 4 years ago | 20 | apache-2.0 | JavaScript | |||||
| PlatformIO IDE for Atom: The next generation integrated development environment for IoT | ||||||||||
| Fpga | 192 | 2 years ago | Verilog | |||||||
| The USRP™ Hardware Driver FPGA Repository | ||||||||||
| Pyvivado | 60 | 5 years ago | 1 | mit | Python | |||||
| Python tools for Vivado Projects | ||||||||||
| Cnn_vhdl_generator | 18 | a year ago | mit | VHDL | ||||||
| AUTOMATIC VHDL GENERATION FOR CNN MODELS | ||||||||||
| Rapcores | 13 | 2 years ago | 28 | isc | Verilog | |||||
| Robotic Application Processor | ||||||||||
| Opennas | 12 | 2 years ago | 4 | gpl-3.0 | C# | |||||
| OpenN@S: Open-source software to NAS automatic VHDL code generation | ||||||||||
| Crecomp | 10 | 6 years ago | 16 | February 17, 2017 | bsd-3-clause | Python | ||||
| Fpga Depthmap Basys3 | 8 | a year ago | 1 | mit | VHDL | |||||
| Real Time depth map generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions. | ||||||||||
Alternatives To Fpga Depthmap Basys3Select To Compare
Alternative Project Comparisons
Popular Fpga Projects
Popular Generation Projects
Popular Hardware Categories
Related Searches
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Camera
Generation
Fpga
I2c
Vhdl