Awesome Open Source

Programming Languages

Search results for risc v chisel3

6 search results found

Xiangshan ⭐ 4,180

Open-source high-performance RISC-V processor

Yet another toy CPU.

Tree Core Ide ⭐ 56

The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.

Riscv Sodor ⭐ 56

educational microarchitectures for risc-v isa

Dl_accelerator ⭐ 44

Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions

Kyogenrv ⭐ 25

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

Rift2core ⭐ 21

Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.

Systemoncat ⭐ 17

An SoC with multiple RISC-V IMA processors.

Quasar 2.0: Chisel equivalent of SweRV-EL2

Riscv32 Cpu Chisel ⭐ 12

Learning how to make RISC-V 32bit CPU with Chisel

Aleph is a single cycle processor that carries out one instruction in a single clock cycle

Related Searches

Fpga Risc V (164)

Verilog Risc V (150)

Cpu Risc V (107)

Soc Risc V (54)

Scala Risc V (50)

Rtl Risc V (41)

Scala Chisel3 (30)

Risc V Rv32i (29)

Pipeline Risc V (19)

1-6 of 6 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.