Awesome Open Source

Programming Languages

Search results for risc v

753 search results found

Maix Speech ⭐ 261

Maix Speech AI lib, a fast and small speech lib running on embedded devices, including ASR, chat, TTS etc.

Ustc Rvsoc ⭐ 261

An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。

Freedom U Sdk ⭐ 260

Freedom U Software Development Kit (FUSDK)

Maxine Vm ⭐ 247

Maxine VM: A meta-circular research VM

Mini Riscv Os ⭐ 242

Build a minimal multi-tasking OS kernel for RISC-V from scratch

Microkernel and userspace written in Rust exploring modern ideas

Where Lions Roam: RISC-V on the VELDT

Cpp Stub ⭐ 235

C++ unit test stub(not mock) and awesome.Surpported ISA x86,x86-64,arm64,arm32,arm thumb,mips64,riscv,loongarch64.

Riscv Bringup ⭐ 234

Risc-V journey thru containers and new projects

A simple RISC-V processor for use in FPGA designs.

Cores Veer El2 ⭐ 222

Mirror; Work-in-progress software-rendering Vulkan implementation

Rvemu For Book ⭐ 208

Reference implementation for the book "Writing a RISC-V Emulator in Rust".

Risc V Tlm ⭐ 207

RISC-V SystemC-TLM simulator

Riscboy ⭐ 204

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

Rvscript ⭐ 203

Fast RISC-V-based scripting backend for game engines

A minimalist RISC-V system emulator capable of running Linux kernel

Mempool ⭐ 203

A 256-RISC-V-core system with low-latency access into shared L1 memory.

Xv6 Book Chinese ⭐ 190

MIT操作系统工程的教学操作系统Xv6的源码剖析中文翻译项目，使用ANSI标准C重新在riscv架构 v6；

Ridecore ⭐ 185

RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.

Force Riscv ⭐ 183

Instruction Set Generator initially contributed by Futurewei

Core Os Riscv ⭐ 180

🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.

Qtrvsim ⭐ 179

RISC-V CPU simulator for education purposes

Zenroom ⭐ 177

Embedded no-code VM executing human-like language to manipulate data and process cryptographic operations.

Riscv Bitmanip ⭐ 174

Working draft of the proposed RISC-V Bitmanipulation extension

Platform Gd32v ⭐ 173

GD32V: development platform for PlatformIO

Esp32_usb_soft_host ⭐ 165

ESP32 software USB host through general IO pins. We can connect up to 4 USB-LS HID (keyboard mouse joystick) devices simultaneously.

Awesome Zig ⭐ 162

A collection of some awesome public Zig programming language projects.

Emulsiv ⭐ 160

A visual simulator for teaching computer architecture using the RISC-V instruction set

Quard_star_tutorial ⭐ 158

This project aims to build an Embedded Linux System, in order to analyze the chip from the power-on execution of the first instruction to the entire system running, based on qemu simulator development board. 本项目旨在真正从0开始构建嵌入式linux系统，为了剖析芯片从上电开始执行第一条指令到整个系统运行，

Virtio Drivers ⭐ 155

VirtIO guest drivers in Rust.

Core V Mcu ⭐ 153

This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.

Riscv Dbg ⭐ 153

RISC-V Debug Support for our PULP RISC-V Cores

Xv6 Riscv Fall19 ⭐ 152

6.S081/6.828 lab repo for fall 2019

UART based embedded shell for embedded systems. Intended to be used for learning, experimenting and diagnostics.

Fomu Workshop ⭐ 148

Support files for participating in a Fomu workshop

Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel

Cheribsd ⭐ 147

FreeBSD adapted for CHERI-RISC-V and Arm Morello.

Arv32 Opt ⭐ 141

[Tested successfully] Linux on Arduino UNO / atmega328p port of mini-rv32ima. Let's run Linux on the world's worst Linux PC (and beat Dmitry Grinberg)

Riscv Semantics ⭐ 136

A formal semantics of the RISC-V ISA in Haskell

Riscv Llvm ⭐ 134

RISC-V support for LLVM projects (LLVM, Clang, ...)

Saxonsoc ⭐ 133

SoC based on VexRiscv and ICE40 UP5K

Tekno Kizil ⭐ 129

KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi

Ncnn Small Board ⭐ 128

ncnn benchmark on various single board computers

Xv6 Rust ⭐ 127

🦀️ Re-implement xv6-riscv in Rust

RISC-V Assembly Language Programming

Xassette Asterisk ⭐ 125

Evaluation board for AllWinner's RISC-V 64 SoC F133/D1s

R3-OS — Experimental static (μITRON-esque) RTOS for deeply embedded systems, testing the limit of Rust's const eval and generics

Emoji Shellcoding ⭐ 124

🤩 Emoji shellcoding tools for RISC-V (32-bit and 64-bit)

Imperas Riscv Tests ⭐ 123

A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V

Awesome Mango Pi Mq Pro ⭐ 120

A curated list of awesome MangoPi MQ-Pro images, tools and resources

Platform Ch32v ⭐ 118

PlatformIO platform for CH32V RISC-V chips (CH32V003, CH32V103, CH32V20x, CH32V30x) and CH56x, CH57x, CH58x

Riscy Business ⭐ 117

RISC-V Virtual Machine

Penglai Enclave Spmp ⭐ 116

Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.

Ice40_ultraplus_examples ⭐ 115

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Ft800 Ft813 ⭐ 115

Multi-Platform C code Library for EVE graphics controllers from FTDI / Bridgetek (FT810, FT811, FT812, FT813, BT815, BT816, BT817, BT818)

Riscduino ⭐ 113

Arduino compatible Risc-V Based SOC

Rustsbi Qemu ⭐ 111

QEMU platform SBI support implementation, using RustSBI

Simple 3-stage pipeline RISC-V processor

Icestation 32 ⭐ 107

Compact FPGA game console

Riscv Rust Toolchain ⭐ 106

RISCV Rust Toolchain

Riscv Steel ⭐ 104

Free and open collection of RISC-V IP.

Tang_e203_mini ⭐ 103

LicheeTang 蜂鸟E203 Core

An open source WCH-Link library/command line tool written in Rust.

Webrisc V ⭐ 102

WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]

Phoenix Rtos Kernel ⭐ 99

Phoenix-RTOS microkernel repository

fdtd3d is an open source 1D, 2D, 3D FDTD electromagnetics solver with MPI, OpenMP and CUDA support for x64, ARM, ARM64, RISC-V, PowerPC architectures

Bl_iot_sdk ⭐ 98

BL602 SDK (Pine64 fork)

Tornado Os ⭐ 97

异步内核就像风一样快！

A RISC-V emulator for the 8051 (MCS-51) microcontroller.

eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V

Supervisor Rv ⭐ 96

计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位

Awesome Riscv ⭐ 96

😎 A curated list of awesome RISC-V implementations

Objex_link ⭐ 95

OBJEX Link is a modular IoT board. It is designed to develop IoT devices that are easy to repair and recycle. It is also perfect for rapid prototyping and developing research and robotics projects.

Riscv Coq ⭐ 92

RISC-V Specification in Coq

ESESC: A Fast Multicore Simulator

Nuclei Sdk ⭐ 91

Nuclei RISC-V Software Development Kit

Freezing Spice ⭐ 88

A pipelined RISCV implementation in VHDL

A RISC-V Core (RV32I) written in Chisel HDL

RISC-V Instruction Set Simulator (Built for education).

Multiplix ⭐ 88

An operating system kernel for RISC-V and AArch64 SBCs

Bare Metal ⭐ 86

Abstractions common to microcontrollers

No PR will be accepted for now, but feel free to submit issue, very appreciated.

RISC-V instruction set simulator built for education

Fedar F1 Rv64im ⭐ 84

5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.

Risc V Linux ⭐ 84

This repository provides a Linux kernel bootable on RISC-V boards from SiFive

A simple superscalar out of order RISC-V (micro)processor

Esp Pacs ⭐ 82

Peripheral Access Crates for Espressif SoCs and modules

Riscv Perf Model ⭐ 80

Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model

Riscv_em ⭐ 80

Simple risc-v emulator, able to run linux, written in C.

XCrypto: a cryptographic ISE for RISC-V

Cheshire ⭐ 80

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

Fpga Rocket Chip ⭐ 79

Wrapper for Rocket-Chip on FPGAs

Quasisoc ⭐ 77

No-MMU Linux capable RISC-V SoC designed to be useful.

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.

Yet Another RISC-V Implementation

Awesome Dv ⭐ 76

Awesome ASIC design verification

SL_SDK provides an easy-to-use software framework with united HAL and OSAL, also including a runtime environment to speed-up development for embedded devices like COTEX-M, RISC-V and so on.

Nim Stint ⭐ 75

Stack-based arbitrary-precision integers - Fast and portable with natural syntax for resource-restricted devices.

Related Searches

Fpga Risc V (164)

101-200 of 753 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.