Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for fpga uart
fpga
x
uart
x
16 search results found
Basic_verilog
⭐
1,333
Must-have verilog systemverilog modules
Cores
⭐
302
Various HDL (Verilog) IP Cores
Wbuart32
⭐
237
A simple, basic, formally verified UART controller
Fpga Application Development And Simulation
⭐
96
《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
Verilog Uart
⭐
56
3 modules: UART receiver, UART transmitter, UART to AXI4 master. 3个模块:UART接收器、UART发送器、UART转AXI4交互式调试器
Uart For Fpga
⭐
35
Simple UART controller for FPGA written in VHDL
Fpga Speech Recognition
⭐
28
Expiremental Speech Recognition System using VHDL & MATLAB.
Uart
⭐
25
A simple implementation of a UART modem in Verilog.
Core_dbg_bridge
⭐
12
UART -> AXI Bridge
Alterajtaguart
⭐
11
Altera JTAG UART wrapper for Bluespec
Vhdl Axis Uart
⭐
10
UART to AXI Stream interface written in VHDL
Computer System
⭐
9
同济大学CS《计算机系统实验》实验二TongJi University CS computer system experiment assignment 2《自己动手写 CPU》SOPC实现与操作系统移植
Noop Lo
⭐
9
A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
Riscv
⭐
8
32-bit soft RISCV processor for FPGA applications
Core_usb_uart
⭐
7
USB serial device (CDC-ACM)
Tinyuart
⭐
5
Lightweight UART core in VHDL
Related Searches
Verilog Fpga (1,344)
Fpga Vhdl (845)
Fpga Xilinx (552)
C Fpga (513)
Python Fpga (342)
C Plus Plus Fpga (337)
Cpu Fpga (253)
Fpga Systemverilog (208)
Fpga Soc (203)
Fpga Risc V (171)
1-16 of 16 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.