Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for fpga soft core
fpga
x
soft-core
x
9 search results found
Vexriscv
⭐
2,135
A FPGA friendly 32 bit RISC-V CPU implementation
Darkriscv
⭐
1,795
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Neorv32
⭐
1,337
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Zipcpu
⭐
1,139
A small, light weight, RISC CPU soft core
Forth Cpu
⭐
276
A Forth CPU and System on a Chip, based on the J1, written in VHDL
Ustc Rvsoc
⭐
261
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC,包含一个简单且可扩展的外设总线。
80x86
⭐
222
80186 compatible SystemVerilog CPU core and FPGA reference design
Neo430
⭐
178
💻 A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
Fpga Ddr Sdram
⭐
83
An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。
Qnice Fpga
⭐
46
QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
Lxp32 Cpu
⭐
42
A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
Riscv
⭐
21
Open source ISS and logic RISC-V 32 bit project
Riscv Atom
⭐
14
An open-source 32-bit RISC-V soft-core processor for FPGAs.
Risc8
⭐
13
Mostly AVR compatible FPGA soft-core
Udarkrisc
⭐
9
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
Mico32
⭐
8
LatticeMico32 instruction set simulator project
Related Searches
Verilog Fpga (1,344)
Fpga Vhdl (880)
Fpga Xilinx (551)
C Fpga (497)
Python Fpga (348)
C Plus Plus Fpga (348)
Cpu Fpga (253)
Fpga Systemverilog (233)
Fpga Soc (203)
Fpga Risc V (173)
1-9 of 9 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.