Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for asic
asic
x
rtl2gds
x
2 search results found
Openlane
⭐
1,148
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
Avsdpll_1v8
⭐
65
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
Related Searches
Fpga Asic (109)
Verilog Asic (91)
Rtl Asic (30)
Systemverilog Asic (30)
Asic Vlsi (10)
Asic Skywater (4)
Clock Asic (4)
Asic Openroad (3)
Asic Sky130 (3)
Asic Openlane (3)
1-2 of 2 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.