Finlog

Compiling finite generators to digital logic. WIP
Alternatives To Finlog
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Hdlconvertor25813 months ago19July 02, 202130mitC++
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
Verugent46
10 months ago4January 22, 20201apache-2.0Rust
Verilog generation tool written in Rust
Hdlconvertorast2526 months ago11October 23, 20233mitPython
Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
Verilogast Cpp20
10 months ago3C++
C++17 implementation of an AST for Verilog code generation
Netlist Verilog16
13 years ago5Haskell
Netlist and Verilog Haskell Package
Vast151a year ago8November 20, 20222apache-2.0Rust
Verilog AST
Finlog9
4 years agobsd-3-clauseHaskell
Compiling finite generators to digital logic. WIP
Goparsebsv6
7 years agomitGo
A standalone parser for BSV (Bluespec SystemVerilog) written in Go
Alternatives To Finlog
Select To Compare


Alternative Project Comparisons
Popular Abstract Syntax Tree Projects
Popular Verilog Projects
Popular Compilers Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Haskell
Abstract Syntax Tree
Verilog
State Machine
Dag