Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
---|---|---|---|---|---|---|---|---|---|---|
Fusesoc | 1,065 | 5 | 5 | 3 months ago | 26 | November 17, 2023 | 119 | bsd-2-clause | Python | |
Package manager and build abstraction tool for FPGA/ASIC development | ||||||||||
Vtr Verilog To Routing | 925 | 3 months ago | 447 | other | C++ | |||||
Verilog to Routing -- Open Source CAD Flow for FPGA Research | ||||||||||
Openfpga | 692 | 3 months ago | 103 | mit | Verilog | |||||
An Open-source FPGA IP Generator | ||||||||||
Edalize | 573 | 2 | 3 | 3 months ago | 24 | December 08, 2023 | 91 | bsd-2-clause | Python | |
An abstraction library for interfacing EDA tools | ||||||||||
Rggen | 261 | 3 months ago | 62 | October 18, 2023 | 11 | mit | Ruby | |||
Code generation tool for configuration and status registers | ||||||||||
Systemrdl Compiler | 212 | 3 | 14 | 3 months ago | 50 | November 09, 2023 | 8 | mit | Python | |
SystemRDL 2.0 language compiler front-end | ||||||||||
Open Register Design Tool | 169 | 9 months ago | 23 | apache-2.0 | Verilog | |||||
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input | ||||||||||
Kactus2dev | 168 | 3 months ago | 17 | gpl-2.0 | C++ | |||||
Kactus2 is a graphical EDA tool based on the IP-XACT standard. | ||||||||||
Ice Chips Verilog | 99 | a year ago | 4 | gpl-3.0 | Verilog | |||||
IceChips is a library of all common discrete logic devices in Verilog | ||||||||||
Yosys F4pga Plugins | 81 | 3 months ago | 83 | apache-2.0 | Verilog | |||||
Plugins for Yosys developed as part of the F4PGA project. |