Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for pll
pll
x
9 search results found
Dpll
⭐
82
A collection of phase locked loop (PLL) related projects
Avsdpll_1v8
⭐
65
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
Si5351mcu
⭐
52
Arduino Si5351 library tuned for size and click free.
Analog Design Of 1.9 Ghz Pll System
⭐
31
This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, with a comparison between using an LC VCO and using a Ring VCO.
Eda Scripts
⭐
20
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
React Pll
⭐
8
<Pll/> React Programming Language Logo Component.
Avsdpll_3v3
⭐
7
This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)IP worked on in the VSD Online Internship.
Bit_error_tester
⭐
5
This project implements a bit error rate tester. A PRBS (pseudo random bit sequence) is generated that can feed the DUT. The receiver compares the internally delayed transmitted signals with received signal and counts up an error counter if their logic levels differ.
Sca_pll
⭐
5
PLL Simulator in SystemC-AMS
Related Searches
Fpga Pll (5)
C Plus Plus Pll (5)
Synthesizer Pll (3)
Clock Pll (3)
Asic Pll (3)
1-9 of 9 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.