Bit_error_tester

This project implements a bit error rate tester. A PRBS (pseudo random bit sequence) is generated that can feed the DUT. The receiver compares the internally delayed transmitted signals with received signal and counts up an error counter if their logic levels differ.
Alternatives To Bit_error_tester
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Logisim Evolution4,251
2 months ago209gpl-3.0Java
Digital logic design tool and simulator
Openwifi3,363
5 months ago51agpl-3.0C
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
Vexriscv2,135
5 months ago100mitAssembly
A FPGA friendly 32 bit RISC-V CPU implementation
Nyuziprocessor1,863
4 months ago90apache-2.0C
GPGPU microprocessor architecture
Darkriscv1,795
6 months ago9bsd-3-clauseVerilog
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
E200_opensource1,688
3 years ago33apache-2.0Verilog
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
Icestudio1,621
4 months ago117gpl-2.0JavaScript
:snowflake: Visual editor for open FPGA boards
Fromthetransistor1,607
3 years ago16
From the Transistor to the Web Browser, a rough outline for a 12 week course
Spinalhdl1,45144 months ago140November 01, 2023106otherScala
Scala based HDL
Corundum1,354
6 months ago84otherVerilog
Open source FPGA-based NIC and platform for in-network compute
Alternatives To Bit_error_tester
Select To Compare


Alternative Project Comparisons
Popular Verilog Projects
Popular Fpga Projects
Popular Hardware Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Verilog
Fpga