Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for clock pll
clock
x
pll
x
2 search results found
Avsdpll_1v8
⭐
65
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
Avsdpll_3v3
⭐
7
This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)IP worked on in the VSD Online Internship.
Related Searches
Javascript Clock (1,022)
C Plus Plus Clock (783)
C Clock (648)
Python Clock (589)
Time Clock (567)
Arduino Clock (522)
Java Clock (390)
Clock Circuit (35)
Red Clock (24)
Clock Blue (17)
1-2 of 2 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.
