Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for ips systemverilog
ips
x
systemverilog
x
4 search results found
Pulp
⭐
364
This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
Hwpe Stream
⭐
15
IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
Hwpe Mac Engine
⭐
8
An example Hardware Processing Engine
Hwpe Ctrl
⭐
5
IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
Related Searches
Python Ips (433)
Shell Ips (242)
Verilog Systemverilog (211)
Fpga Systemverilog (208)
Risc V Systemverilog (52)
Xilinx Systemverilog (47)
Cpu Systemverilog (42)
Systemverilog Rtl (40)
Vhdl Systemverilog (38)
Systemverilog Uvm (38)
1-4 of 4 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.
