Awesome Open Source

Programming Languages

Search results for fpga xilinx

295 search results found

Fpga Design Flow Using Vivado ⭐ 10

This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite

Flower_classification_vai_tf_numpy_array ⭐ 10

The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to deploy the model into Xilinx FPGA(ZCU102 board). To make it easier to deploy with Vitis AI. I just use numpy array as input data and OpenCV function to open images. And there is backup for DNNDK3.1 tag

Fireprog ⭐ 10

A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter

Hdl Modules ⭐ 10

A collection of reusable, high-quality, peer-reviewed VHDL building blocks.

Opae Xilinx ⭐ 10

OPAE porting to Xilinx FPGA devices.

Kintex 7 Ov13850 Verilog ⭐ 10

kintex7 ov13850 fpga mipi camera

Freesrp_gw ⭐ 9

The FPGA design for the FreeSRP's Artix 7 FPGA

Ultra96 Fractal ⭐ 9

Hardware accelerated Julia set explorer running on Ultra96

A Scalable BFS Accelerator on FPGA-HBM Platform

Acceleration_firmware_kv260 ⭐ 9

KV260 firmware. Package for enabling hardware acceleration capabilities in ROS 2 with KV260.

Hls_ldpc_dec ⭐ 9

Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..

Jpeg_open ⭐ 9

A hardware MJPEG encoder and RTP transmitter

Aws Remote Desktop For Eda ⭐ 9

Launch Xilinx Vivado Design Suite using a DCV Remote Desktop on AWS

Stierlitz ⭐ 9

Stierlitz, the Fearless, Driver-Less Bus Analyzer.

CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA

Aws Fpga Simple Example ⭐ 9

A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.

StarGate is a programming and runtime framework for enabing easy and efficient deployment of various accerators.

Releases for the NextJTAG tool

Coded_aperture_vhdl ⭐ 9

vhdl code for simulating/synthesizing an FPGA backend of a coded aperture

Chip8 Papilio ⭐ 9

FPGA implementation of the Chip8 platform, in Kansas Lava

FPGA Configuration Interface for Linux FPGA Manager Framework

a non-computer scientist's adventures in Field-Programmable Gate Arrays (FPGAs)

Forth for the J1-CPU

The RTS Virtual Lab

Hdlgen Chatgpt ⭐ 9

HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project

Mechatronics Firmware ⭐ 9

mechatronics firmware

DaCH: dataflow cache for high-level synthesis.

Oram_fpga ⭐ 8

FPGA related files for ORAM

Ebaz4205_fpga ⭐ 8

FPGA Design for the ebaz4205 board.

Mastering Fpgasic Book ⭐ 8

📖 Mastering FPGASIC Book

An In-Situ Debugging Tool for Programmable Hardware

Pciebench Netfpga ⭐ 8

pcie-bench code for NetFPGA/VCU709 cards

Fpga Spi Flash ⭐ 8

Various projects of SPI loader module for xilinx fpga

Artix Express 35 ⭐ 8

This is a base design for an Artix-7 35T based FPGA card with PCIE and USB interface. This is meant as an open source, DIY alternative to certain commercial PCIE FPGA development cards.

Zynqmp Fpga Ubuntu18.04 Ultra96 ⭐ 8

Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2

Lane Detection With Implementation On Fpga ⭐ 8

Realization of Lane Detection on CPU and implementation on FPGA using SDSOC and VIVADO. Key terms for used softwares: C++, OpenCV, xfOpenCV, Verilog, Xilinx, Vivado, SdSoC.

Qmtech_minimig ⭐ 8

KiCad design for a minimig compatible board for the QM_XC7A35T_DDR3 board.

Fluent10g ⭐ 8

Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet

Cpuonfpga ⭐ 8

It's a basic computer designed using VERILOG on XILINX FPGA architecture.

Xilinx Reports Plugin ⭐ 7

A Jenkins plugin for reporting FPGA utilization

Hls_blstm ⭐ 7

The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))

Miscellaneous things and projects for my ZYBO and ZYNQ devices.

Github Repo for Embedded FPGA course by Vincent Claes

Team Sdk 545 ⭐ 7

An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.

Fpga Camera Mipi Dvp Verilog ⭐ 7

FPGA Camera Parallel & MIPI Verilog

Ece5775 Final ⭐ 7

Voice Recognition using FPGA-Based Neural Networks

Openxc7 Tetrisaraj ⭐ 7

Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our own.

Secure_hash ⭐ 7

SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).

Minispartan6+ Configure Tool

FPGA-based CSTN monitor

Bal Xilinx ⭐ 7

Abstraction layer for Xilinx FPGAs

Cw305 Arm Designstart ⭐ 7

Instruction and files for porting Arm DesignStart to CW305.

Rekonstrukt ⭐ 7

FPGA based Forth development environment / Forth based FPGA development environment

Core_sdram_axi4 ⭐ 7

SDRAM controller with AXI4 interface

Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework

Mimas V2 Uart Demo ⭐ 6

This is a simple UART echo test using the Mimas V2 FPGA development board

Ht Deflate Fpga ⭐ 6

Learn Rv32i Arty ⭐ 6

A Simple As Possible RISCV-32I on Digilent Arty board

Sme Developer Labs ⭐ 6

Nix Fpga Tools ⭐ 6

Desrtfpga ⭐ 6

DES Rainbow Table FPGA Code

FPGA implementation of the Supersingular Isogeny Key Encapsulation

Mandelbrot ⭐ 6

A Verilog based Fractal Set Generator for the Xilinx Artix 7

Xilinx Bitstream Format Library. Easily read .bit files from C programs.

Faiss Fpga ⭐ 6

An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search

Tis100 Fpga ⭐ 6

FPGA implementation of TIS100 system

Viterbi Decoder In Verilog ⭐ 6

An efficient implementation of the Viterbi decoding algorithm in Verilog

Opencl Fpga Examples ⭐ 6

Flower_classification_vai_tf_dataset ⭐ 6

The project show how to quick train a model and deploy it on Xilinx FPGA using TensorFlow and Vitis AI. It uses tf.data.Dataset API to handle input data, so that the input function need to be rewritten. And there is a backup for DNNDK 3.1 tag

Alinx Ax309 ⭐ 6

Laboratory workshop for ALINX AX309 development board (with FPGA Spartan 6)

Lofreq Fpga ⭐ 5

FPGA Acceleration for the LoFreq variant caller

Riscv_sbc ⭐ 5

A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.

FPGA-accelerated array computing

Yet Another AES implementation in hardware.

Jtagonizer ⭐ 5

yet another jtag tool

Arty_xjtag ⭐ 5

Xilinx JTAG Toolchain on Digilent Arty board

New FPGA firmware for Barco NX4 LED video tiles, supporting many features handy for hackers, and use of an inexpensive linux SBC as a tile controller

Xilinx Docker Mac ⭐ 5

Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac

This repository holds all the projects and docs relating to our work with the Xilinx Zynq 7000 series FPGAs.

Zynq7 Sdr ⭐ 5

Software defined radio receiver on the Zynq7 SoC

Microblaze_uart ⭐ 5

How to use LabVIEW FPGA with a MicroBlaze soft-core processor and to communicate via a UART.

Hastlayer Hardware Framework Xilinx ⭐ 5

Hardware-side component of Hastlayer for Xilinx FPGAs. See https://hastlayer.com for details.

Posedge_one ⭐ 5

Posedge-one SPARTAN-6 FPGA development kit support contents

Vhdl Fpga Lab_projects ⭐ 5

Lab Assigments, Projects for digital systems II Lecture (EEM334)

Visual System Integrator ⭐ 5

Visual System Integrator - Accelerate your embedded development

Gost 28147 89 ⭐ 5

Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher

FPGA based 3phase ESC

Awesome Fpga Boards ⭐ 5

Second life for FPGA boards which can be repurposed

Fpga Loader ⭐ 5

Netduino script(s) to load FPGA bitstream images into the user bitstream area on the Prototype Engineering FPGA shield

FastSearch is a project intended to increase the speed of string searching by using the FPGA technology

Related Searches

Verilog Fpga (1,361)

Fpga Vhdl (853)

Python Fpga (342)

C Plus Plus Fpga (337)

Vhdl Xilinx (314)

Verilog Xilinx (267)

Fpga Systemverilog (208)

201-295 of 295 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.