T13x

An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
Alternatives To T13x
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Vexriscv2,135
4 months ago100mitAssembly
A FPGA friendly 32 bit RISC-V CPU implementation
Neorv321,337
3 months ago15bsd-3-clauseVHDL
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Riscv_vhdl552
5 months ago2apache-2.0Verilog
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Potato229
a year ago4bsd-3-clauseVHDL
A simple RISC-V processor for use in FPGA designs.
Fomu Workshop148
a year ago65apache-2.0Verilog
Support files for participating in a Fomu workshop
Freezing Spice88
5 years ago2bsd-3-clauseVHDL
A pipelined RISCV implementation in VHDL
Rpu70
4 years agoapache-2.0VHDL
Basic RISC-V CPU implementation in VHDL.
Getting Started46
4 years ago25Shell
List of ideas for getting started with TimVideos projects
Neorv32 Setups44
3 months ago5bsd-3-clauseVHDL
📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
Rudi Rv32i41
4 years ago2mitVHDL
A rudimental RISCV CPU supporting RV32I instructions, in VHDL
Alternatives To T13x
Select To Compare


Alternative Project Comparisons
Popular Vhdl Projects
Popular Risc V Projects
Popular Hardware Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Vhdl
Risc V
Simd
Accelerator