Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
---|---|---|---|---|---|---|---|---|---|---|
Finlog | 9 | 4 years ago | bsd-3-clause | Haskell | ||||||
Compiling finite generators to digital logic. WIP | ||||||||||
Tizzy | 6 | 13 years ago | 1 | other | Python | |||||
Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python | ||||||||||
Fpga | 5 | 9 years ago | Verilog | |||||||
related to Spartan6 FPGA |