Sv2v

SystemVerilog to Verilog conversion
Alternatives To Sv2v
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Cocotb1,58392210 days ago44October 06, 2023415bsd-3-clausePython
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Scr1688
7 months ago3otherSystemVerilog
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Sv2v429
3 months ago4June 22, 202322bsd-3-clauseHaskell
SystemVerilog to Verilog conversion
Leflow329
4 years ago1otherVerilog
Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
Nngen281
6 months ago5September 12, 202331apache-2.0Python
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
Veriloggen275
17 months ago75September 12, 202319apache-2.0Python
Veriloggen: A Mixed-Paradigm Hardware Construction Framework
Fpu257
2 years ago13mitVerilog
synthesiseable ieee 754 floating point library in verilog
Verilog Mode231
3 months ago46gpl-3.0SystemVerilog
Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
Riscv Bitmanip174
a year ago44cc-by-4.0Makefile
Working draft of the proposed RISC-V Bitmanipulation extension
Iob Soc131
3 months ago8mitVerilog
RISC-V System on Chip Template
Alternatives To Sv2v
Select To Compare


Alternative Project Comparisons
Popular Verilog Projects
Popular Testing Projects
Popular Hardware Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Testing
Haskell
Verilog