Barebonescortexm0
Extremely basic CortexM0 SoC based on ARM DesignStart Eval
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Riscv_vhdl | 552 | 4 months ago | 2 | apache-2.0 | Verilog | |||||
| Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators | ||||||||||
| Detecthumanfaces | 151 | 8 months ago | 2 | mit | Verilog | |||||
| Real time face detection based on Arm Cortex-M3 DesignStart and FPGA | ||||||||||
| Openfpgaduino | 135 | 5 years ago | 6 | agpl-3.0 | Makefile | |||||
| All open source file and project for OpenFPGAduino project | ||||||||||
| Axi Crossbar | 38 | a year ago | mit | SystemVerilog | ||||||
| An AXI4 crossbar implementation in SystemVerilog | ||||||||||
| Arm Legv8 | 29 | 6 years ago | n,ull | mit | Verilog | |||||
| Verilog Implementation of an ARM LEGv8 CPU | ||||||||||
| Cnn_fpga | 25 | 3 years ago | V | |||||||
| verilog CNN generator for FPGA | ||||||||||
| Notes | 20 | 3 months ago | Awk | |||||||
| 日常学习笔记，什么都会有w | ||||||||||
| De10nano_vgahdmi_chip | 19 | 5 years ago | mit | Verilog | ||||||
| Test for video output using the ADV7513 chip on a de10 nano board | ||||||||||
| Amber_samples | 17 | 12 years ago | Verilog | |||||||
| Sha256hasher | 15 | 6 years ago | Verilog | |||||||
| SHA-256 IP core for ZedBoard (Zynq SoC) | ||||||||||
Alternatives To Barebonescortexm0Select To Compare
Alternative Project Comparisons
Popular Arm Projects
Popular Verilog Projects
Popular Hardware Categories
Related Searches
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Arm
Verilog
Fpga
Rtl
Mcu