Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for vhdl fft
fft
x
vhdl
x
13 search results found
Parallella Examples
⭐
375
Community created parallella projects
Intfftk
⭐
56
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Rfsoc_sam
⭐
46
RFSoC Spectrum Analyser Module on PYNQ.
Fpga Fft
⭐
42
A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Fp23fftk
⭐
31
Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
Fpga Speech Recognition
⭐
28
Expiremental Speech Recognition System using VHDL & MATLAB.
Design And Asic Implementation Of 32 Point Fft Processor
⭐
20
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of a
Fft
⭐
16
synthesizable FFT IP block for FPGA designs
Math
⭐
15
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Spectrum
⭐
12
Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions. Nios just reads the FFT result and draws the display bars. VGA frame buffer on-chip. VGA signals generated on-chip. See the included video files to watch it in action.
Patmos_hls
⭐
7
Hardware Accelerators (HwAs) constructed in Vivado HLS
Vu_meter
⭐
7
FPGA-based FFT audio spectrum analyzer
Sgen
⭐
6
SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can be used for FPGAs.
Related Searches
Fpga Vhdl (845)
C Plus Plus Fft (320)
Vhdl Xilinx (314)
Python Fft (268)
Verilog Vhdl (258)
C Fft (250)
Fft Fourier (238)
Python Vhdl (147)
Cpu Vhdl (135)
Clock Vhdl (91)
1-13 of 13 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.