Awesome Open Source

Programming Languages

Search results for generation vhdl

3 search results found

Cnn_vhdl_generator ⭐ 18

AUTOMATIC VHDL GENERATION FOR CNN MODELS

OpenN@S: Open-source software to NAS automatic VHDL code generation

Fpga Depthmap Basys3 ⭐ 8

Real Time depth map generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.

Related Searches

Python Generation (2,055)

Javascript Generation (957)

Fpga Vhdl (845)

Java Generation (729)

Vhdl Xilinx (314)

Verilog Vhdl (258)

Python Vhdl (147)

Clock Vhdl (91)

1-3 of 3 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.