Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
---|---|---|---|---|---|---|---|---|---|---|
Vexriscv | 2,135 | 4 months ago | 100 | mit | Assembly | |||||
A FPGA friendly 32 bit RISC-V CPU implementation | ||||||||||
Vdt Plugin | 15 | 6 years ago | gpl-3.0 | Java | ||||||
mirror of https://git.elphel.com/Elphel/vdt-plugin | ||||||||||
Qtcverilog | 11 | 2 years ago | 1 | gpl-3.0 | C++ | |||||
This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin | ||||||||||
Yosys Bluespec | 8 | 3 years ago | isc | C++ | ||||||
Yosys plugin for synthesis of Bluespec code | ||||||||||
Verilog_emacsauto.vim | 6 | 5 years ago | 1 | VimL | ||||||
verilog filetype plugin to enable emacs verilog-mode autos | ||||||||||
Rggen Verilog | 5 | 4 months ago | mit | Ruby | ||||||
Verilog writer plugin for RgGen | ||||||||||
Hdl_plugin | 5 | 13 years ago | VimL | |||||||
Generate vhdl/verilog testbench file for vhdl files. |