Vhd2vl

vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
Alternatives To Vhd2vl
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Logisim Evolution4,251
3 months ago209gpl-3.0Java
Digital logic design tool and simulator
Digital3,476
5 months ago87gpl-3.0Java
A digital logic designer and circuit simulator.
Vexriscv2,135
6 months ago100mitAssembly
A FPGA friendly 32 bit RISC-V CPU implementation
Cocotb1,6129222 months ago44October 06, 2023415bsd-3-clausePython
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Spinalhdl1,45145 months ago140November 01, 2023106otherScala
Scala based HDL
Neorv321,337
5 months ago15bsd-3-clauseVHDL
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Clash Compiler1,336
445 months ago87November 11, 2023280otherHaskell
Haskell to VHDL/Verilog/SystemVerilog compiler
Fusesoc1,065555 months ago26November 17, 2023119bsd-2-clausePython
Package manager and build abstraction tool for FPGA/ASIC development
Awesome Hdl830
5 months ago1
Hardware Description Languages
Microwatt634
5 months ago44otherVerilog
A tiny Open POWER ISA softcore written in VHDL 2008
Alternatives To Vhd2vl
Select To Compare


Alternative Project Comparisons
Popular Verilog Projects
Popular Vhdl Projects
Popular Hardware Categories

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Verilog
Translate
Grammar
Vhdl