Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
---|---|---|---|---|---|---|---|---|---|---|
Vexriscv | 2,135 | 4 months ago | 100 | mit | Assembly | |||||
A FPGA friendly 32 bit RISC-V CPU implementation | ||||||||||
Ghdl Yosys Plugin | 270 | 7 months ago | 28 | gpl-3.0 | VHDL | |||||
VHDL synthesis (based on ghdl) | ||||||||||
Smartvhdl | 11 | 8 months ago | 5 | apache-2.0 | Python | |||||
SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...) | ||||||||||
Linter Vhdl | 5 | 3 years ago | 3 | mit | JavaScript | |||||
Atom vhdl linter | ||||||||||
Hdl_plugin | 5 | 13 years ago | VimL | |||||||
Generate vhdl/verilog testbench file for vhdl files. |