Pynq
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Uart | 49 | 8 years ago | 1 | other | VHDL | |||||
| A VHDL UART for communicating over a serial link with an FPGA | ||||||||||
| Uart For Fpga | 35 | 3 years ago | mit | VHDL | ||||||
| Simple UART controller for FPGA written in VHDL | ||||||||||
| Pothoszynq | 14 | 4 years ago | 5 | bsl-1.0 | VHDL | |||||
| DMA source and sink blocks for Xilinx Zynq FPGAs | ||||||||||
| Pynq | 7 | 6 years ago | bsd-3-clause | Tcl | ||||||
| PYNQ with Chisel and Rust | ||||||||||
Alternatives To PynqSelect To Compare
Alternative Project Comparisons
Popular Fpga Projects
Popular Loopback Projects
Popular Hardware Categories
Related Searches
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Python
Rust
Fpga
Tcl
Loopback