Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

Mixedsim

Hardware Design Tool - Mixed Signal Simulation with Verilog
Stars
19
License
No license specified
Open Issues
1
Most Recent Commit
5 years ago
Programming Language
Python
Categories
Repo
Suggest An Alternative To mixedsim
Popular Verilog Projects
Chisel ⭐ 3,685
Chisel: A Modern Hardware Design Language
dependent packages 9total releases 59latest release April 14, 2023most recent commit a month ago
Iverilog ⭐ 2,521
Icarus Verilog
most recent commit 3 months ago
Popular Verify Projects
Immudb ⭐ 8,416
immudb - immutable database based on zero trust, SQL/Key-Value/Document model, tamperproof, data change history
dependent packages 21total releases 139latest release October 16, 2023most recent commit 3 months ago
Gitoxide ⭐ 7,537
An idiomatic, lean, fast & safe pure Rust implementation of Git
dependent packages 45total releases 35latest release December 06, 2023most recent commit 3 months agocargo gix} Downloads
Jose ⭐ 4,373
JWA, JWS, JWE, JWT, JWK, JWKS for Node.js, Browser, Cloudflare Workers, Deno, Bun, and other Web-interoperable runtimes.
dependent packages 1,092total releases 186latest release November 30, 2023most recent commit 3 months agonpm jose} Downloads
Gitpython ⭐ 4,261
GitPython is a python library used to interact with Git repositories.
dependent packages 2,895total releases 94latest release October 18, 2023most recent commit 3 months agopypi GitPython} Downloads
Popular Hardware Categories
Arduino
Raspberry Pi
Camera
Sensor
Gpu
Firmware
Usb
Keyboard
Cpu
Arm

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Python
Verilog
Verify
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.