Awesome Open Source

Programming Languages

Search results for yosys openroad

3 search results found

Openlane ⭐ 1,148

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

Caravel ⭐ 223

Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.

Caravel_mpw One ⭐ 130

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

Related Searches

Verilog Yosys (33)

Fpga Yosys (27)

Verilog Openroad (9)

Systemverilog Yosys (8)

Pdk Openroad (7)

Eda Openroad (5)

Asic Openroad (4)

Openroad Openram (4)

Yosys Caravel (3)

1-3 of 3 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.