Awesome Open Source

Programming Languages

Search results for vivado nexys a7

3 search results found

Vhdl Course ⭐ 58

VHDL course at Brno University of Technology

Scoreboard Wtimer ⭐ 23

Objective of this project was to emulate a Basketball scoreboard, with timer and two teams scores. See readme for pic and more details. FPGA design with Vivado.

Fusesoc_template ⭐ 10

Example of how to get started with olofk/fusesoc.

Related Searches

Fpga Vivado (81)

Xilinx Vivado (64)

Verilog Vivado (46)

Vhdl Vivado (40)

Vivado Icarus Verilog (5)

Vivado Yosys (4)

Fpga Nexys A7 (3)

Vivado Icestorm (3)

1-3 of 3 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.