Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
Search results for asic design
asic-design
x
22 search results found
Cores Veer Eh1
⭐
776
VeeR EH1 core
Qkeras
⭐
514
QKeras: a quantization deep learning library for Tensorflow Keras
Verigpu
⭐
323
OpenSource GPU, in Verilog, loosely based on RISC-V ISA
Cores Veer El2
⭐
224
VeeR EL2 Core
Async_fifo
⭐
173
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Openasip
⭐
124
Open Application-Specific Instruction Set processor tools (OpenASIP)
Neotrng
⭐
113
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
Dffram
⭐
101
Standard Cell Library based Memory Compiler using FF/Latch cells
Cnn Accelerator Vlsi
⭐
48
Convolutional accelerator kernel, target ASIC & FPGA
Axi Crossbar
⭐
38
An AXI4 crossbar implementation in SystemVerilog
Deepsocflow
⭐
28
An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
My Verilog Examples
⭐
22
A place to keep my synthesizable verilog examples.
Design And Asic Implementation Of 32 Point Fft Processor
⭐
20
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of a
Kicad Pdk Libs
⭐
19
KiCad symbol library for sky130 and gf180mcu PDKs
Ml2tikz
⭐
16
maskLayout to tikzpicture converter for Cadence Virtuoso
Quasar
⭐
13
Quasar 2.0: Chisel equivalent of SweRV-EL2
Friscv
⭐
12
RISCV CPU implementation in SystemVerilog
Universal_npu Cnn_accelerator
⭐
11
hardware design of universal NPU(CNN accelerator) for various convolution neural network
Spam
⭐
9
SKILL Package Manager
Sch2tikz
⭐
8
schematic to tikzpicture converter for Cadence Virtuoso
Rtl Coding
⭐
6
"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
Torii Hdl
⭐
5
A modern hardware definition language and toolchain based on Python
Related Searches
Systemverilog Asic Design (7)
Fpga Asic Design (7)
Verilog Asic Design (6)
Risc V Asic Design (6)
Rtl Asic Design (6)
Eda Asic Design (6)
Vhdl Asic Design (4)
Fpga Accelerator Asic Design (3)
Convolutional Neural Networks Asic Design (3)
Hardware Designs Asic Design (3)
1-22 of 22 search results
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2024 Awesome Open Source. All rights reserved.