Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
---|---|---|---|---|---|---|---|---|---|---|
Cores | 302 | 3 years ago | 3 | Verilog | ||||||
Various HDL (Verilog) IP Cores | ||||||||||
Midas | 81 | 4 years ago | 8 | bsd-3-clause | Scala | |||||
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL | ||||||||||
Zbc The Zero Board Computer | 15 | 4 years ago | 1 | gpl-3.0 | Verilog | |||||
Based heavily on zet.aluzina.org and Terasic DE0 | ||||||||||
Jtag_dpi | 13 | 8 years ago | 2 | SystemVerilog | ||||||
JTAG DPI module for SystemVerilog RTL simulations |