Regal
A set of scripts used to assist reverse engineering of old-school Programmable Array Logic devices.
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Hal | 490 | 4 months ago | 16 | mit | C++ | |||||
| HAL – The Hardware Analyzer | ||||||||||
| Nuked Md Fpga | 259 | 7 months ago | gpl-2.0 | Verilog | ||||||
| Mega Drive/Genesis core written in Verilog | ||||||||||
| Degate | 212 | 6 months ago | 4 | gpl-3.0 | C++ | |||||
| A modern and open-source cross-platform software for chips reverse engineering. | ||||||||||
| Degate | 151 | 4 years ago | 4 | gpl-3.0 | C++ | |||||
| Open source software for chip reverse engineering. | ||||||||||
| K1801 | 18 | 3 years ago | other | Verilog | ||||||
| 1801 series ULA reverse engineering | ||||||||||
| Dmgcpu | 14 | 10 months ago | 1 | cc0-1.0 | Verilog | |||||
| DMG CPU Core Reverse Engineering | ||||||||||
| Regal | 10 | 4 years ago | mit | Python | ||||||
| A set of scripts used to assist reverse engineering of old-school Programmable Array Logic devices. | ||||||||||
Alternatives To RegalSelect To Compare
Alternative Project Comparisons
Popular Reverse Engineering Projects
Popular Verilog Projects
Popular Software Development Categories
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Python
Verilog
Reverse Engineering
Synthesis