Manthan
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Synth Loop Free Prog | 37 | 4 years ago | Rust | |||||||
| Synthesis of Loop-free Programs in Rust | ||||||||||
| Loopinvgen | 31 | 4 years ago | 2 | mit | OCaml | |||||
| Generates loop invariants for program verification | ||||||||||
| Manthan | 26 | 7 months ago | 1 | other | Python | |||||
| Manthan for Boolean function synthesis | ||||||||||
| Datc_robust_design_flow | 15 | 4 years ago | 2 | gpl-3.0 | Verilog | |||||
| DATC Robust Design Flow. | ||||||||||
| Rdf 2019 | 14 | 4 years ago | mit | Verilog | ||||||
| DATC RDF | ||||||||||
| Program Synthesis Benchmark Datasets | 9 | a year ago | 1 | mit | Shell | |||||
| Repository of datasets for the General Program Synthesis Benchmark Suite | ||||||||||
| Anubis | 8 | 5 years ago | other | C | ||||||
| The ANUBIS benchmark suite for Incremental Synthesis | ||||||||||
| Realsyn | 7 | 6 years ago | Python | |||||||
| Automated Controller Synthesis | ||||||||||
| Refinements Popl 16 | 7 | 8 years ago | F# | |||||||
| Artifact of "Example-Directed Synthesis: A Type-Theoretic Implementation" by Frankle, Osera, Walker, and Zdancewic. | ||||||||||
| Open_design_flow | 7 | 6 years ago | 1 | Python | ||||||
| OpenDesign Flow Database | ||||||||||
Alternatives To ManthanSelect To Compare
Alternative Project Comparisons
Popular Synthesis Projects
Popular Benchmark Projects
Popular Media Categories
Related Searches
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Python
Benchmark
Verilog
Synthesis