Awesome Open Source

Programming Languages

Verilog2spice

Simple strutured VERILOG netlist to SPICE netlist translator

Categories > Hardware > Verilog

Suggest Alternative

Stars

6

License

bsd-2-clause

Most Recent Commit

2 years ago

Programming Language

Python

Categories

Programming Languages > Python

Hardware > Verilog

Alternatives To Verilog2spice

Select To Compare

Logisim Evolution ⭐ 4,251

Digital logic design tool and simulator

most recent commit 2 months ago

Chisel ⭐ 3,750

Chisel: A Modern Hardware Design Language

dependent packages 9total releases 59most recent commit 3 days ago

Digital ⭐ 3,476

A digital logic designer and circuit simulator.

most recent commit 4 months ago

Openwifi ⭐ 3,363

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

most recent commit 6 months ago

Iverilog ⭐ 2,521

most recent commit 4 months ago

Vexriscv ⭐ 2,135

A FPGA friendly 32 bit RISC-V CPU implementation

most recent commit 5 months ago

Verilator ⭐ 1,934

Verilator open-source SystemVerilog simulator and lint system

dependent packages 1total releases 8most recent commit 4 months ago

Nyuziprocessor ⭐ 1,863

GPGPU microprocessor architecture

most recent commit 4 months ago

Darkriscv ⭐ 1,795

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

most recent commit 6 months ago

Verilog Ethernet ⭐ 1,768

Verilog Ethernet components for FPGA implementation

most recent commit 4 months ago

Suggest An Alternative To Verilog2Spice

Popular Hardware Categories

Get A Weekly Email With Trending Projects For These Categories

No Spam. Unsubscribe easily at any time.

Python

Verilog

Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source. All rights reserved.