Design And Verification Of Ldpc Decoder
- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix. - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab.
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Aes | 20 | 2 years ago | 1 | mit | Verilog | |||||
| Advanced encryption standard implementation in verilog. | ||||||||||
| Design And Verification Of Ldpc Decoder | 17 | 7 years ago | Verilog | |||||||
| - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix. - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. | ||||||||||
| Tpu Tensor Processing Unit | 14 | 4 years ago | Verilog | |||||||
| IC implementation of TPU | ||||||||||
| Opengg | 11 | 13 years ago | Verilog | |||||||
| OpenGL-like graphics pipeline on a Xilinx FPGA | ||||||||||
| Convolution Using Systolic Arrays | 8 | 5 years ago | Verilog | |||||||
| Verilog_calculator_matrix_multiplication | 8 | 7 years ago | 1 | mpl-2.0 | Verilog | |||||
| This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. | ||||||||||
| Led_matrix_tinyfpga_a2 | 7 | 5 years ago | 1 | Verilog | ||||||
| Driving an LED Matrix with a TinyFPGA | ||||||||||
| Keypadscanner | 6 | 3 years ago | gpl-2.0 | Verilog | ||||||
| Verilog code for scanning a four by four matrix keypad. | ||||||||||
Alternatives To Design And Verification Of Ldpc DecoderSelect To Compare
Alternative Project Comparisons
Popular Matrix Projects
Popular Verilog Projects
Popular Computer Science Categories
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Matlab
Matrix
Decoder
Verilog