Digital Logic Design Lab Experiments S2023

Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
Alternatives To Digital Logic Design Lab Experiments S2023
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Hw1,254
2 years ago193otherVerilog
RTL, Cmodel, and testbench for NVDLA
Accdnn121
5 years ago2apache-2.0Verilog
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
Learning Nvdla Notes117
6 years ago17
NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]
Fpga_based_cnn113
7 years ago3Verilog
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
Spatial Lang9826 years ago1March 11, 201858mitVerilog
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
Tapasco87
8 months ago56lgpl-3.0Verilog
The Task Parallel System Composer (TaPaSCo)
Skrskr76
2 years ago4otherTcl
The second place winner for DAC-SDC 2020
Clacc51
7 years agomitVerilog
Deep Learning Accelerator (Convolution Neural Networks)
Cnn Accelerator Vlsi48
a year ago1apache-2.0Verilog
Convolutional accelerator kernel, target ASIC & FPGA
Marlann46
5 years agoVerilog
Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
Alternatives To Digital Logic Design Lab Experiments S2023
Select To Compare


Alternative Project Comparisons
Popular Accelerator Projects
Popular Verilog Projects
Popular Software Performance Categories

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Verilog
Accelerator